The internal-switching induced simultaneous switching noise (SSN) 
Introduction
Simultaneous switching noise (SSN), also known as ground bounce, di/dt noise, is one major noise source in modern digital and mixed-signal circuit design. It's generated at the power/ground distribution connections within a chip due to switching currents passing through the parasitic inductance of the package or wire. This voltage surge is spread to other circuits through power rails and substrate, causing malfunction or performance degradation. Traditionally, SSN is associated with the drivers that drive the output buffer. However, as the circuit density and speed keep increasing, the SSN due to internal gate switching becomes a serious problem in digital design [1] .
Some works have been done [1] [2] [3] [4] to analyze the SSN effects caused by the internal gate switching. Larsson [2] [3] examined the maximum peak voltage of SSN using long-channel MOS models and simplified circuit. Chang et. al [1] investigated SSN effects based on the simulation observations. Gomez et. al [4] derived analytical equations of SSN using short-channel MOS model. However, their method only considered the negative feedback for nMOS, and moreover, they neglected the impact of the power-rail bond wire / pin impedance and hence lost accuracy.
In this paper, the ground bounce due to internal gate switching is analyzed accurately. The power-rail and ground-rail pin impedances are both involved in evaluating the ground bounce. Double negative feedbacks [2] for nMOS and pMOS are considered. The velocitysaturation effects and the parasitic effects of short-channel transistors are included. The proposed method analyzes the influence of both switching and non-switching gates, and it's applied for extended analysis, such as capacitive decoupling, inductance effect and loading effect. Since it has been found that gate delay mainly depends on the first peak of the ground bounce [5] . This first peak voltage is the main concern of this paper.
In the following sections, section 2 investigates the importance of including the power-rail pin impedance in evaluating internal SSN. Section 3 provides the details of modeling ground bounce. The proposed analytical model is employed for circuit analysis and validated by SPICE simulations in Section 4. Finally, the summary is given in Section 5. 
Lumped Model Analysis
As mentioned before, there are two sources that can generate simultaneous switching noise. When the output buffer is considered, the ac equivalent circuit, shown in Figure 1 (a), is often employed for the input transition from 0 → 1 [6] [7] . It's simplified from the circuit in Figure 1 (b) with the assumption that pMOS transistor is in the cut-off region and C L = C g + C v . Since capacitances C v and C g are off-chip loading and all drain currents of MOS transistors go to the parasitic pin impedances, the equivalent circuit in Figure 1 (a) provides good accuracy without considering the impedance of the power-rail pin model. However, if the SSN due to internal gate switching is considered, this method is invalid because the signal bounce in power rail is not negligible [2] . Consider the circuit shown in Figure 2 [4] , where LC pin models are used for both power rail and ground rail, C Ln (C Lp ) includes the load capacitance of fan-outs and wire capacitance. The equivalent gate-to-drain capacitance C ff is the sum of C gd from both nMOS and pMOS transistors. C n (C p ) is the gate-to-source and gateto-substrate capacitances for nMOS (pMOS). Due to the input transition from 0 → 1, the nMOS transistor is turned on and pMOS is turned off. The equivalent lumped-model circuit is drawn in Figure 3 , where all elements are represented by their complex-frequency domain models [8] . Using the loop current law, the ground and power bounces are expressed as is V DD for t ≥ 0, Equations (1) and (2) imply the symmetric bounce signal on the power rail and ground rail, and the phase difference between them is 180° [9] . It's obvious that when SSN due to internal gate switching is considered, the signal bounce on the power rail is as significant as that on the ground rail, and both the power-rail and groundrail pin impedances contribute to these voltage surges.
Modeling the Ground Bounce

Ground Bounce of Switching Gates
As mentioned in Section 1, the first peak of the ground bounce is the major concern of this paper. For the input rising ramp depicted as
, this peak occurs when nMOS operates in the saturation region while pMOS is in the cut-off region, or when nMOS is in saturation but pMOS is in the linear or saturation region. These operation modes are dependent on the input-signal and loading. For the internal gate transitions, as the input transition time is comparable with the output transition time, the first peak of ground bounce usually occurs when nMOS is in the saturation region while the pMOS current is negligible [10] .
As the noise generated on the power and ground rails, the input signal of the internal gates is not ideally full swing. Two negative feedback effects need to be considered. One is from the ground bounce V n , which reduces the effective voltage of V gs of nMOS (falling output is assumed) [11] . Another is from the power-rail bounce V p , which is symmetric of V n and hence reduces the high voltage to
. Applying Kirchoff current law to the nodes in Figure 2 , and neglecting the short-circuit current [4] , the following differential equations are setup for n simultaneous switching inverters that share the same internal ground rail and power rail 
C Vp , C Vo and C Vn are the total effective capacitance connected to the V p node, V o node and V n node, respectively.
Using the approximations derived in Section 2 and note that C Lp , C Ln >> C ff , C p , the above equations are simplified. The resulting differential equation for V n is 
K c is from the α power model of nMOS transistor in the saturation region, where it's expressed as
(assume α ≈ 1for the submicron device) [10] . The solution of Equation (3) where V no and V no ' are V n and the first-derivation of V n at the time point when input reaches V DD (assuming no delay on the input signal). They are solved from Equation (5) and used as the initial conditions in deriving Equation (7). 
Ground Bounce Including Non-switching Gates
When SSN is evaluated, the importance of the nonswitching gates need to be addressed [1] [5] . Figure 4 (a) depicts one inverter which has stable input during SSN period (input LOW is assumed). In this case, pMOS is usually in the linear region and nMOS is off. The circuit is reduced to Figure 4(b) , where parasitic capacitances are also shown. Their notations are similar to those in Figure  2 . [5] further simplified circuit in Figure 4 (b) to a single capacitance C Ln by assuming that (1) R p is much less than the impedances of C Ln (
which is not always true because the pMOS device is used for internal gates and thus can be very small; and (2) effective decoupling capacitance (C eff ) is much larger than the C Ln and C Lp of non-switching gates. As the number of non-switchings increases, their total parasitics increase and this assumption is no longer valid. Considering m non-switching gates along with n switchings, the differential equations in Section 3. To solve for T, the working frequency of the circuit needs to be found. Assuming the this frequency is ω, the ratio of the voltage drop on (C Ln + C ffs ) to the voltage (
Therefore, the amplitude of the first derivation of I Rp is
The working frequency is then found numerically by U in Equation (9) . The analytical solution of V n can be found.
Analysis and Discussions
Based on the analytical equations derived in Section 3, the proposed model is compared with the results from Cadence SPICE simulations and the previous work. TSMC 0.18 µm / 1.8 V technology and BSIM3v3 model are employed in SPICE. From Equations (5) and (7), we find out the time point that the first peak of ground bounce occurs depends on the number of switching gates. As the switching gate increases, the noise peak will be delayed. Therefore, both CASE A and CASE B in Section 3.1 need to be considered. Figure 5 depicts one result for switching gates. Good agreement between the proposed method and SPICE simulation is obtained. The parabolic relation between the number of switching gates and noise peak is obvious due to negative feedback effect. In the meantime, the Gomez's method [4] agrees with the SPICE simulation only when the ground bounce is small. As the number of switching gates increases, Gomez's method introduces errors due to neglecting the impact of the internal power rail and the peak shift. Figure 6 illustrates the effect of non-switching gates. The simulation results are compared with the proposed method and the method in [5] , where the non-switching gates are modeled as a capacitor. It's clear that the SSN is reduced as the number of switching gates holds constant (50 switching gates in Figure 6 ) while the number of nonswitching gates increases. This is because the nonswitching gates act as the capacitive impedance connected between the virtual GND and V DD (see Figure 4(b) ). It causes the redistribution of local switching charge, thus reducing currents flowing along the whole distance between switching circuit and supply pins. This is one reason that the asynchronous circuit has less SSN impact than synchronous circuit. In the proposed method, the effective resistance of pMOS (R p ) is obtained from the pMOS I-V curve when drain-to-source voltage (V ds ) of pMOS equals to the noise peak generated from the switching gates. The analytical results in Section 3 can be employed for extended analysis. Some of the examples are given below.
On-chip Decoupling Capacitance
On-chip decoupling is the widely accepted approach to reduce SSN. Figure 7 shows the circuit block diagram. Since the effective decoupling capacitance C decp , which includes both substrate parasitic and the designer-added capacitance, is in parallel with ps C s' of non-switching gates (see Figure 4 (b)), the non-switching gates enhanced the capacitive impedance effectively. For simplicity, considering only switching gates with decoupling capacitance, the results from Section 3.2 are reemployed with some straightforward changes. The result is shown in Figure 8 . The amplitude of the first SSN noise is normalized to the noise without the decoupling capacitance C decp , and C decp is normalized to the switched capacitance C sw of the circuit, which is defined as
It's clear that in order to reduce SSN dramatically, a large capacitance C decp should be used, especially when the number of switching gates (n) is large. [9] suggested C decp should be 5 times larger than C sw if the gate activity ratio is 1. Due to the presence of C decp , the driving nMOS may exit saturation region when the first peak of SSN comes. Therefore, the proposed model overestimates the noise value for large C decp because a bigger nMOS current is assumed.
Bond Wire/Pin Inductance Effect
As mentioned in section 1, SSN is also called delta-I
Many researches have been done to reduce the effective pin inductance L and therefore reduce the noise, such as using multiple power and ground pins [12] . It is generally assumed that SSN is reduced linearly with the reduction of inductance L. However, it's not true because inductance L also influences the switching current. Figure 9 compares the results from simulation and the proposed method, along with the linear estimation. Considering switching gates in CASE A (see Section 3), two work regions are employed to evaluate the relationship between the inductance L and SSN. For any other values of p and ω o between these two regions, the slope of V npeak -L Vss curve varies from K to 2K. The linear estimation shown in Figure 9 is for Region A. It's accurate when inductance is small. As L increases, ω o and ω decrease and the slope 2K introduces numerous errors.
Loading Effect
As mentioned in Section 2, two capacitive loadings need to be considered when internal SSN is analyzed. For output falling transition, the C Ln is discharged (see Figure  3) and most of its current goes to the nMOS in parallel with it. The C Lp is charged by current I 1 , and this current also goes through the GND and V DD pin impedances to generate SSN [1] . Therefore, increasing C Lp can increase SSN level because of large charging current, as seen in Figure 10 increasing C Ln will reduce SSN level, as seen in Figure  10 . Again, the proposed method agrees with SPICE simulation very well. 
Summary
In this paper, the ground bounce due to internal gate switching is analyzed accurately. Unlike the ground bounce caused by driving off-chip loading, both powerrail and ground-rail impedances are important in evaluating the internal ground bounce. The lumped model predicts that the ground bounce and the power bounce are symmetric and out of phase. Using this assumption and taking into account the parasitic effects and velocitysaturation effect of MOS transistors, a novel analytical model is developed for SSN with and without nonswitching gates. The proposed model is employed to analyze on-chip decoupling effect, pin inductance effect and loading effect. Some new observations have been made and explained. By comparing with SPICE simulations and previous work, the proposed method is validated for submicron technology.
